

PAT-NO: JP402165342A

DOCUMENT-IDENTIFIER: JP 02165342 A

TITLE: ARITHMETIC PROCESSOR HAVING  
MICROPROCESSOR

PUBN-DATE: June 26, 1990

INVENTOR-INFORMATION:

NAME

SUGIYAMA, YOSHIAKI

NAKAGAWA, TAKASHI

ASSIGNEE-INFORMATION:

NAME

NEC CORP

NEC ENG LTD

COUNTRY

N/A

N/A

APPL-NO: JP63320864

APPL-DATE: December 20, 1988

INT-CL (IPC): G06F011/00, G06F009/455

ABSTRACT:

PURPOSE: To prevent processing performance from being  
deteriorated by  
suppressing instruction execution processing when a simulation

instructing

signal is not inputted, and executing a previously prepared simulation program.

CONSTITUTION: An instruction comparator 5 successively compares a fetched instruction code with an instruction code with a bug stored in an instruction register 6. When a coincident instruction does not exist, the comparator 5 outputs no information to a microprocessor 3 and the microprocessor 3 executes the processing of the instruction. When both the instructions coincide with each other, the comparator 5 generates a simulation instructing signal indicating the instruction having the bug to the microprocessor 3 and the microprocessor 3 stops the executing instruction immediately after receiving the signal and executes a simulation program in a memory 2. Consequently, the processing performance can be prevented from being deteriorated.

COPYRIGHT: (C)1990,JPO&Japio